Generating Hardware Assertion Checkers (PDF)

Name: Generating Hardware Assertion Checkers
Brand: Springer-Verlag GmbH
SKU: 29572978
Price: 96.29 EUR
Availability: OnlineOnly

For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring (Sprache: Englisch)

Autoren: Marc Boulé , Zeljko Zilic

Schreiben Sie einen Kommentar zu "Generating Hardware Assertion Checkers".

Generating Hardware Assertion Checkers, Marc Boulé, Zeljko Zilic

Merken

Mehr zum Inhalt Video

Leider schon ausverkauft

Bestellnummer: 29572978

eBook (pdf) 96.29 €

Download bestellen

Verschenken

48 DeutschlandCard Punkte sammeln

Lastschrift, Kreditkarte, Paypal, Rechnung
Kostenloser tolino webreader

Produktdetails

Produktbeschreibung
eBook Hilfe
Biblio. Angaben / Produktdetails

Produktinformationen zu „Generating Hardware Assertion Checkers (PDF)“

Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity.

This is the first book that presents an "under-the-hood" view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.

The PSL and SVA languages are treated in a unified way, thereby facilitating better learning and usage of the modern assertion languages, with a focus on obtaining the highest performance from assertion checkers.

The obtained checkers are thoroughly benchmarked and verified, while formal proofs using automated reasoning techniques are explained. Included are examples of practical circuits (PCI, AMBA, Wishbone-PIC, CPU Pipeline) and their assertion checker synthesis.