Low Power Networks-on-Chip
(Sprache: Englisch)
In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source...
Jetzt vorbestellen
versandkostenfrei
Buch (Gebunden)
149.79 €
Produktdetails
Produktinformationen zu „Low Power Networks-on-Chip “
In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
Klappentext zu „Low Power Networks-on-Chip “
In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issuesstill represent one of the limiting factors in integrating multi- and many-cores
on a single chip.
This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures; Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect; Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.
Inhaltsverzeichnis zu „Low Power Networks-on-Chip “
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSoCs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
Bibliographische Angaben
- 2010, 287 Seiten, Maße: 16,7 x 24,4 cm, Gebunden, Englisch
- Herausgegeben: Cristina Silvano, Marcello Lajolo, Gianluca Palermo
- Verlag: Springer, Berlin
- ISBN-10: 1441969101
- ISBN-13: 9781441969101
Sprache:
Englisch
Kommentar zu "Low Power Networks-on-Chip"
0 Gebrauchte Artikel zu „Low Power Networks-on-Chip“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Low Power Networks-on-Chip".
Kommentar verfassen