MPSoCs with single-ISA heterogeneous multi-core architecture
Research Perspective
(Sprache: Englisch)
The RST processor allocation method for MPSoCs with single-ISA heterogeneous multi-core architecture, which is considered to be a promising platform for developing MPSoCs. The goal of the proposed method is to end a proper processor allocation and task...
Leider schon ausverkauft
versandkostenfrei
Buch
35.90 €
Produktdetails
Produktinformationen zu „MPSoCs with single-ISA heterogeneous multi-core architecture “
Klappentext zu „MPSoCs with single-ISA heterogeneous multi-core architecture “
The RST processor allocation method for MPSoCs with single-ISA heterogeneous multi-core architecture, which is considered to be a promising platform for developing MPSoCs. The goal of the proposed method is to end a proper processor allocation and task mapping configuration such that the target workload's execution time is optimized while the given resource/area constrain is met. Since the solution space of the target synthesis problem grows exponentially with the number of tasks in the target workload, and the number of cores, we proposed a heuristic-based method that rst decides the groups of tasks that should be mapped to the same processor, and then perform processor allocation and task mapping. The experimental results show that, theproposed method effectively reduced the solution space, and synthesized a good quality configuration in a reasonable time. Under the same area constraint, the results synthesized by our method achieved up to 8.25% of performance improvement over the performance of the system with all simple cores, which provide the maximum execution parallelism in the system.
Autoren-Porträt von R.Arun Prasath, P.Uma Maheswari
Prasath, R.ArunDr. R. Arun Prasath, Professor in the Department of ECE at SiddharthaInstitute of Technology & Science,Telangana. Received his Ph.D in ICEfrom Anna University, Chennai. He possess 10 plus years of experience inteaching as well as in research.His research interest include VLSI SignalProcessing,Lowpower VLSI & WIreless sensor Network.
Bibliographische Angaben
- Autoren: R.Arun Prasath , P.Uma Maheswari
- 2019, 80 Seiten, Maße: 22 cm, Kartoniert (TB), Englisch
- Verlag: LAP Lambert Academic Publishing
- ISBN-10: 6139474159
- ISBN-13: 9786139474158
Sprache:
Englisch
Kommentar zu "MPSoCs with single-ISA heterogeneous multi-core architecture"
0 Gebrauchte Artikel zu „MPSoCs with single-ISA heterogeneous multi-core architecture“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "MPSoCs with single-ISA heterogeneous multi-core architecture".
Kommentar verfassen