Source-Synchronous Networks-On-Chip (PDF)
Circuit and Architectural Interconnect Modeling
(Sprache: Englisch)
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result,...
sofort als Download lieferbar
Printausgabe 106.99 €
eBook (pdf) -10%
96.29 €
48 DeutschlandCard Punkte
sammeln
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenloser tolino webreader
Produktdetails
Produktinformationen zu „Source-Synchronous Networks-On-Chip (PDF)“
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
. Describes novel methods for high-speed network-on-chip (NoC) design;
. Enables readers to understand NoC design from both circuit and architectural levels;
. Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC;
. Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art.
. Describes novel methods for high-speed network-on-chip (NoC) design;
. Enables readers to understand NoC design from both circuit and architectural levels;
. Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC;
. Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art.
Bibliographische Angaben
- Autoren: Ayan Mandal , Sunil P. Khatri , Rabi Mahapatra
- 2014, 143 Seiten, Englisch
- Verlag: Springer-Verlag GmbH
- ISBN-10: 1461494052
- ISBN-13: 9781461494058
- Erscheinungsdatum: 19.11.2013
Abhängig von Bildschirmgröße und eingestellter Schriftgröße kann die Seitenzahl auf Ihrem Lesegerät variieren.
eBook Informationen
- Dateiformat: PDF
- Größe: 6.30 MB
- Ohne Kopierschutz
- Vorlesefunktion
Sprache:
Englisch
Kommentar zu "Source-Synchronous Networks-On-Chip"
0 Gebrauchte Artikel zu „Source-Synchronous Networks-On-Chip“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Source-Synchronous Networks-On-Chip".
Kommentar verfassen