Single Event Upsets in Sub-65nm CMOS technologies
Monte-Carlo simulations and contribution to understanding of physical mechanisms
(Sprache: Englisch)
Aggressive integrated circuit density increase and power supply scaling have propelled Single Event Effects to the forefront of reliability concerns in ground-based and space-bound electronic systems. This study focuses on modeling of Single Event physical...
Leider schon ausverkauft
versandkostenfrei
Buch
68.00 €
34 DeutschlandCard Punkte
sammeln
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „Single Event Upsets in Sub-65nm CMOS technologies “
Klappentext zu „Single Event Upsets in Sub-65nm CMOS technologies “
Aggressive integrated circuit density increase and power supply scaling have propelled Single Event Effects to the forefront of reliability concerns in ground-based and space-bound electronic systems. This study focuses on modeling of Single Event physical phenomena. To enable performing reliability assessment, a complete simulation platform named Tool suIte for rAdiation Reliability Assessment (TIARA) has been developed that allows performing sensitivity prediction of different digital circuits (SRAM, Flip-Flops, etc.) in different radiation environments and at different operating conditions (power supply voltage, altitude, etc.) TIARA has been extensively validated with experimental data for space and terrestrial radiation environments using different test vehicles manufactured by STMicroelectronics. Finally, the platform has been used during rad-hard digital circuits design and to provide insights into radiation-induced upset mechanisms down to CMOS 20nm technological node.
Bibliographische Angaben
- Autor: Slawosz Uznanski
- 2011, Aufl., 192 Seiten, Kartoniert (TB), Englisch
- Verlag: LAP Lambert Academic Publishing
- ISBN-10: 3846595519
- ISBN-13: 9783846595510
Sprache:
Englisch
Kommentar zu "Single Event Upsets in Sub-65nm CMOS technologies"
0 Gebrauchte Artikel zu „Single Event Upsets in Sub-65nm CMOS technologies“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Single Event Upsets in Sub-65nm CMOS technologies".
Kommentar verfassen