Direct Transistor-Level Layout for Digital Blocks
(Sprache: Englisch)
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed...
Voraussichtlich lieferbar in 3 Tag(en)
versandkostenfrei
Buch (Kartoniert)
106.99 €
Produktdetails
Produktinformationen zu „Direct Transistor-Level Layout for Digital Blocks “
Klappentext zu „Direct Transistor-Level Layout for Digital Blocks “
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.
The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.
Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.
Inhaltsverzeichnis zu „Direct Transistor-Level Layout for Digital Blocks “
Circuit Structure and Clustering.- Global Placement.- Detailed Placement and Layout Results.- Timing-Driven Placement.- Conclusion.
Bibliographische Angaben
- Autoren: Prakash Gopalakrishnan , Rob A. Rutenbar
- 2013, Softcover reprint of the original 1st ed. 2004, IX, 125 Seiten, Maße: 15,5 x 23,5 cm, Kartoniert (TB), Englisch
- Verlag: Springer, Berlin
- ISBN-10: 1475779518
- ISBN-13: 9781475779516
Sprache:
Englisch
Kommentar zu "Direct Transistor-Level Layout for Digital Blocks"
0 Gebrauchte Artikel zu „Direct Transistor-Level Layout for Digital Blocks“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Direct Transistor-Level Layout for Digital Blocks".
Kommentar verfassen