Energy Efficient VLSI Design and Implementation on 28nm FPGA
FPGA Based Energy Efficient Register, Memory and ALU Design
(Sprache: Englisch)
In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work,...
Leider schon ausverkauft
versandkostenfrei
Buch
64.90 €
Produktdetails
Produktinformationen zu „Energy Efficient VLSI Design and Implementation on 28nm FPGA “
Klappentext zu „Energy Efficient VLSI Design and Implementation on 28nm FPGA “
In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible.
Bibliographische Angaben
- Autoren: Bishwajeet Pandey , Manisha Pattanaik
- 2013, 172 Seiten, Maße: 22 cm, Kartoniert (TB), Englisch
- Verlag: LAP Lambert Academic Publishing
- ISBN-10: 3659477591
- ISBN-13: 9783659477591
Sprache:
Englisch
Kommentar zu "Energy Efficient VLSI Design and Implementation on 28nm FPGA"
0 Gebrauchte Artikel zu „Energy Efficient VLSI Design and Implementation on 28nm FPGA“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Energy Efficient VLSI Design and Implementation on 28nm FPGA".
Kommentar verfassen