Impact of Spacer Engineering on Performance of Junctionless Transistor
(Sprache: Englisch)
The scaling of traditional planar CMOS devices is becoming difficult due to increasing gate leakage and subthreshold leakage. Multigate FETs have been proposed to overcome the limitations associated with the scaling of traditional CMOS devices below 100nm...
Leider schon ausverkauft
versandkostenfrei
Buch
39.90 €
Produktdetails
Produktinformationen zu „Impact of Spacer Engineering on Performance of Junctionless Transistor “
Klappentext zu „Impact of Spacer Engineering on Performance of Junctionless Transistor “
The scaling of traditional planar CMOS devices is becoming difficult due to increasing gate leakage and subthreshold leakage. Multigate FETs have been proposed to overcome the limitations associated with the scaling of traditional CMOS devices below 100nm region. The multiple electrically coupled gates and the thin silicon body suppress the short-channel effects, thereby lowering the subthreshold leakage current in a multi-gate MOSFET. However, fabrication complexity increases for inversion mode (IM) FinFET devices due to ultra-steep doping profiles requirement. Junctionless transistor (JLT) overcomes the limitations associated with the creation of ultra-steep doping profiles during fabrication and short channel effects. In order to further reduce the SCEs, spacers at the both sides of gate are used that minimizes the leakage current. In this proposed work, JLT is designed with the use of spacer engineering i.e. changing the Lext, spacer's proportion as well as the dielectric values ( ) of spacer material and its performance are evaluated from device characteristics using TCAD software tool.
Autoren-Porträt von Prabhjot Kaur, Sandeep Singh Gill, Navneet Kaur
Kaur, PrabhjotPrabhjot Kaur received her B.tech in Electronics and communication engineering From Guru Nanak Dev Engineering College, Ludhiana in 2016. From the same college, She received M.tech degree in 2018. Her major research area is VLSI design.
Bibliographische Angaben
- Autoren: Prabhjot Kaur , Sandeep Singh Gill , Navneet Kaur
- 2019, 88 Seiten, Maße: 22 cm, Kartoniert (TB), Englisch
- Verlag: LAP Lambert Academic Publishing
- ISBN-10: 6139455561
- ISBN-13: 9786139455560
Sprache:
Englisch
Kommentar zu "Impact of Spacer Engineering on Performance of Junctionless Transistor"
0 Gebrauchte Artikel zu „Impact of Spacer Engineering on Performance of Junctionless Transistor“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Impact of Spacer Engineering on Performance of Junctionless Transistor".
Kommentar verfassen