Logic Synthesis and Verification Algorithms
(Sprache: Englisch)
This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. This publication serves as a textbook for upper-division and first year graduate...
Leider schon ausverkauft
versandkostenfrei
Buch
74.99 €
Produktdetails
Produktinformationen zu „Logic Synthesis and Verification Algorithms “
This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. This publication serves as a textbook for upper-division and first year graduate students in electrical and computer engineering courses.
Klappentext zu „Logic Synthesis and Verification Algorithms “
This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization. Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.
Logic Synthesis and Verification Algorithms blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization.
Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.
Circuit designers and CAD tool developers alike will find Logic Synthesis and Verification Algorithms useful as an introductory and reference text. The rich collection of examples and solved problems make this book ideal for self study.
Because of its careful balance of theory and application, Logic Synthesis and Verification Algorithms will serve well as a textbook for upper division and first year graduate students in electrical and computer engineering.
Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.
Circuit designers and CAD tool developers alike will find Logic Synthesis and Verification Algorithms useful as an introductory and reference text. The rich collection of examples and solved problems make this book ideal for self study.
Because of its careful balance of theory and application, Logic Synthesis and Verification Algorithms will serve well as a textbook for upper division and first year graduate students in electrical and computer engineering.
Inhaltsverzeichnis zu „Logic Synthesis and Verification Algorithms “
I: Introduction1. Introduction
2. A Quick Tour of Logic Synthesis with the Help of a Simple Example
II: Two Level Logic Synthesis
3. Boolean Algebras
4. Synthesis of Two-Level Circuits
5. Heuristic Minimization of Two-Level Circuits
6. Binary Decision Diagrams (BDDs)
III: Models of Sequential Systems
7. Models of Sequential Systems
8. Synthesis and Verification of Finite State Machines
9. Finite Automata
IV: Multilevel Logic Synthesis
10. Multi-Level Logic Synthesis
11. Multi-Level Minimization
12. Automatic Test Generation for Combinational Circuits
13. Technology Mapping
A. ASCII Codes
B. Supplementary Problems
- Bibliography
- Index
Bibliographische Angaben
- Autoren: Gary D. Hachtel , Fabio Somenzi
- 2006, 1996., 564 Seiten, Maße: 15,8 x 23,7 cm, Kartoniert (TB), Englisch
- Verlag: Springer Berlin
- ISBN-10: 0387310045
- ISBN-13: 9780387310046
Sprache:
Englisch
Kommentar zu "Logic Synthesis and Verification Algorithms"
0 Gebrauchte Artikel zu „Logic Synthesis and Verification Algorithms“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Logic Synthesis and Verification Algorithms".
Kommentar verfassen