Multiplexer (MUX) Free Carry Select Adder
Power and area saving adder in CMOS Technology
(Sprache: Englisch)
The book presents Multiplexer (MUX) free Carry Select Adder (CSA) using First Zero Finding (FZF) logic circuit. We have further modified the system such that second stage RCA block and final stage MUX are eliminated by FZF logic circuit due to which...
Leider schon ausverkauft
versandkostenfrei
Buch
35.90 €
Produktdetails
Produktinformationen zu „Multiplexer (MUX) Free Carry Select Adder “
Klappentext zu „Multiplexer (MUX) Free Carry Select Adder “
The book presents Multiplexer (MUX) free Carry Select Adder (CSA) using First Zero Finding (FZF) logic circuit. We have further modified the system such that second stage RCA block and final stage MUX are eliminated by FZF logic circuit due to which performance and respective parameters are expected to improve. Based on the analysis and observation of the result obtained major improvement is seen in power and area. MUX free CSA design saves an average 41.45%, 48.26%, 52.21%, 33.82% % of area, leakage power, power and PDP respectively however 38.59% delay gets increases compared to conventional design of CSA. All the circuits are implemented in Cadence virtuoso using 180nm CMOS process technology.
Bibliographische Angaben
- Autor: Shivendra Pandey
- 2018, 72 Seiten, Maße: 22 cm, Kartoniert (TB), Englisch
- Verlag: LAP Lambert Academic Publishing
- ISBN-10: 6139821622
- ISBN-13: 9786139821624
Sprache:
Englisch
Kommentar zu "Multiplexer (MUX) Free Carry Select Adder"
0 Gebrauchte Artikel zu „Multiplexer (MUX) Free Carry Select Adder“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Multiplexer (MUX) Free Carry Select Adder".
Kommentar verfassen