Power Optimization in FPGA Routing circuits
(Sprache: Englisch)
The work optimizes power in 4T,5T,6T,7T,8T,9T and 10T SRAM by comparing their configurations. Two mode based operations are proposed : Mode I operation and Mode-II operation. A 10T based SRAM write driver circuitry is proposed and comparison of Static...
Leider schon ausverkauft
versandkostenfrei
Buch
54.90 €
27 DeutschlandCard Punkte
sammeln
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „Power Optimization in FPGA Routing circuits “
Klappentext zu „Power Optimization in FPGA Routing circuits “
The work optimizes power in 4T,5T,6T,7T,8T,9T and 10T SRAM by comparing their configurations. Two mode based operations are proposed : Mode I operation and Mode-II operation. A 10T based SRAM write driver circuitry is proposed and comparison of Static Power, Static Power Dissipation, Performance metrics like Power delay product and Energy delay product are compared using TANNER 7.0. In future , Adiabatic logic work circuitry has to be implemented and results are to be obtained.
Autoren-Porträt von Sundar Prakash Balaji Muthusamy, Vijayan Subramaniam
Muthusamy, Sundar Prakash BalajiDr Sundar Prakash Balaji acquired Doctorate from Anna University, Chennai. He owns Bachelor's and Master's degrees from Anna University, Chennai. He is currently working as Associate Professor, RVS Technical Campus - Coimbatore. His area of interests are not but limited to Low power VLSI Design, ASIC Design and Solid state devices.
Bibliographische Angaben
- Autoren: Sundar Prakash Balaji Muthusamy , Vijayan Subramaniam
- 2018, 96 Seiten, Maße: 22 cm, Kartoniert (TB), Englisch
- Verlag: LAP Lambert Academic Publishing
- ISBN-10: 6139896746
- ISBN-13: 9786139896745
Sprache:
Englisch
Kommentar zu "Power Optimization in FPGA Routing circuits"
0 Gebrauchte Artikel zu „Power Optimization in FPGA Routing circuits“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Power Optimization in FPGA Routing circuits".
Kommentar verfassen