Verilog Coding for Logic Synthesis
(Sprache: Englisch)
Provides a practical approach to Verilog design and problem solving. Bulk of the book deals with practical design problems that design engineers solve on a daily basis. Includes over 90 design examples. There are 3 full scale design examples that include...
Leider schon ausverkauft
versandkostenfrei
Buch (Gebunden)
65.10 €
32 DeutschlandCard Punkte
sammeln
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „Verilog Coding for Logic Synthesis “
Provides a practical approach to Verilog design and problem solving. Bulk of the book deals with practical design problems that design engineers solve on a daily basis. Includes over 90 design examples. There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. Book is suitable for use as a textbook in EE departments that have VLSI courses.
Klappentext zu „Verilog Coding for Logic Synthesis “
Provides a practical approach to Verilog design and problem solving.* Bulk of the book deals with practical design problems that design engineers solve on a daily basis.
* Includes over 90 design examples.
* There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification.
* Book is suitable for use as a textbook in EE departments that have VLSI courses
Inhaltsverzeichnis zu „Verilog Coding for Logic Synthesis “
Table of FiguresTable of Examples
List of Tables
Preface
Acknowledgments
Trademarks
Introduction
Asic Design Flow
Verilog Coding
Coding Style: Best-Known Method for Synthesis
Design Example of Programmable Timer
Design Example of Programmable Logic Block for Peripheral Interface
Autoren-Porträt von Weng F. Lee
WENG FOOK LEE is a prominent member of the Technical Staff (MTS) at Advanced Micro Devices (AMD) Design Center. He has vast experience in designing with Verilog and VHDL, and is an acknowledged expert in the field of RTL coding and logic synthesis. Lee is an expert at synthesizing and tweaking design synthesis, and in developing and implementing new logic verification, synthesis, auto-place-route, and back-annotation design methodology. He has experience in the design and synthesis of PCI, ISA and LPC bridges, chipsets, microcontrollers, RISC microprocessors, and state-of-the-art, high-speed, low-power flash memory.
Bibliographische Angaben
- Autor: Weng F. Lee
- 2003, 1. Auflage, 310 Seiten, Maße: 16,2 x 24,3 cm, Gebunden, Englisch
- Verlag: Wiley & Sons
- ISBN-10: 0471429767
- ISBN-13: 9780471429760
Sprache:
Englisch
Kommentar zu "Verilog Coding for Logic Synthesis"
0 Gebrauchte Artikel zu „Verilog Coding for Logic Synthesis“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Verilog Coding for Logic Synthesis".
Kommentar verfassen